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Abstract - A thin film ZnO charge trapping memory cell 
with embedded nanoparticies is demonstrated by Physics Based 
TCAD simulation. The results show 3V increase in the Vt shift 
due to the nanoparticies for the same operating voltage. In 
addition a -6V reduction in the programming voltage is 
obtained due the nanoparticies. In addition, the effect of the 
trapping layer and tunnel oxide scaling on the 10 year retention 
time is studied. 
Index Terms - ZnO, Memory, Nanoparticies, Charge 
Trapping, Nano 
L INTRODUCTION 
With the current trend of super handheld computing 
devices like the iPad, low power memory devices are 
necessary. Research has commenced to determine if 
nanotechnology can be utilized to achieve this goal. This 
includes the use of nanowires or nanoparticles to enhance the 
performance of memory devices [1-4]. 
Recently, ZnO metal-oxide semiconductors have been 
extensively investigated as channel materials for thin film 
transistors (TFTs). As a result, memory devices based on 
ZnO is of interest [5-8]. In this work we demonstrate by 
TCAD a nonvolatile memory device with a ZnO film as the 
charge-trapping layer in addition to ZnO channel material 
with embedded nanoparticles that reduces the operating 
voltage. 
IL TCAD STRUCTURE AND MODEL 
Figure 1 shows the basic structure of the memory cell 
simulated using the SynopsysTM TCAD tools. A Physics 
Based TCAD approach is used with key parameters 
modified to account for the new materials highlighted in 
table 1 [9-15]. The structure is stack of ZnO (channel) 
followed by a 5 nm Ah03 (tunnel oxide), 2 nm ZnO 
(trapping layer) and 15 nm of Ah03 as the blocking oxide. 
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Figure!: Cross-section of the simulated memory cell 
AI 03 SiO ZnO Si3N4 
Relative Permittivity 9.5 (6 to 9) 3.9 8.75 7.5 
BandGap 6.65 eV geV 3.37 eV 5eV 
Electron Affinity 2.58 eV 0.geV 4.5eV 1.geV 
Electron Tunnel Mass 0.43mo O.44mo 0.24mo 0.36mo 
Hole Tunnel Mass O.5mo Imo 0.59mo 0.38mo 
Table 1: Physics Based TCAD material parameters 
Figure 2 is the band diagram of the structure with zero 
applied voltage. The diagram shows a quantum well between 
blocking and tunnel oxides in the trapping layer due to the 
band offsets. Electrons can tunnel from the ZnO substrate to 
this potential well within the trapping layer. By adding 
nanopartciles embedded in the trapping layer additional 
energy levels will be availble for the electrons to tunnel into 
thus increasing the memroy effect. 
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Figure 2: Conduction and valance band energy across the device (V=O) 
II. MEMORY EFFECT 
In order to test the functionality of the memory cell the 
threshold voltage is measured after programing and erasing. 
The program and erase states of the device are simulated for 
several cycles to achieve a stead-state charge density and 
then the Id-V g curves are simulated to extract the 
corresponding threshold voltages. During each cycle, both 
the drain and source are set to zero voltage then a 2.S ms 
wide positive pulse (1S V) is applied to the gate during the 
programming cycle followed by a Sms wide negative pulse 
(-IS V) during the erase cycle. Each pulse is separated by 
2.Sms. Throughout the program and erase cycles, the 
electrons and holes can tunnel between from the ZnO 
channel to the trapping layer channel. The charge 
distribution established in the program state is mainly due to 
electrons tunneling into the ZnO trapping layer from the 
channel. During the erase cycle when the negative bias is 
applied to the gate, electrons will tunnel out of the ZnO 
trapping layer and into the channel, but the majority of the 
tunneling comes from holes that tunnel into the ZnO 
trapping layer from the channel. When inside the trapping 
layer they then recombine with stored electrons. 
Figure 3 plots the Id-V g curve of both the programed 
and er�se states using IS V/-1S V respectively for a memory 
cell wIth parameters in figure 2. In this case the Vt shift is 
only around 0.346 V. This is due to the fact that the 
electrons that tunnel across the Ah03 tunnel oxide can only 
be trapped in a quantum well of around 2eV due to the 
conduction band offsets between ZnO and Ah03. Additional 
available quantum states in the ZnO layer are needed to 
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Figure 3: Id-Vg with and without nanoparticies 
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III. EFFECT OF NANOPARTICLES 
a. V TSH1FT 
In order to study the effect to adding nanoparticles in the 
ZnO trapping layer additional states are added at different 
energy levels. Figure 4 shows the band diagram of the ZnO 
layer with added quantum states located at Ec - Etrap = 1 e V 
(donor state) and Ec-Etrap = 2.S eV (acceptor) with density of 
1020 cm-3. The values were taken from previously studied 
Si3N4 SONOS memory [16-17]. 
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Figure: 4 Left: Device structure with the nanoparticie within the 
trapping layer. Right: The band diagram of the ZnO layer with added 
quantum states 
In addition the density of nanoparticles is also studied. 
The simulation includes a density of 1xlOJO/cm3 and 
1x1020/cm3. Figure S plots the Id-Vg curve of both the 
programed and erase states using lSV/-1S V respectively for 
a memory cell with parameters in figure 2 with and without 
nanoparticles. The Vt shift increases from 0.346 V to 2.1 V 
and 3.4 V for 1xlOJO/cm3 and 1x1020/cm3 density of 
nanoparticles respectively for the same programing voltage 
applied. The nanoparticles increase the amount of tunneling 
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b. PROGRAMMING VOL TAGE 
In addition to affecting the amount of Vt shift, the nano­
particles also affect the programming voltage needed. 
4. Figure 6 shows the threshold voltage shift vs. programing 
voltage with and without the nanoparticles showing the 
reduction in programing voltage. For a 3V Vt shift the 
programming voltage reduces from 18V to 12.SV. It should 
be noted, the nanoparticles can be spin coated between 
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Figure 6: Vt shift vs. programming voltage (with and without nanoparticles) 
IV. EFFECT TUNNEL OXIDE AND TRAPPING LAYER 
a. V, shift 
In charge trapping memory cells, the tunnel oxide and 
trapping layer thickness are key design pararatmers. The 
nanoparticles will allow for furthur scaling of the tunnel 
oxide do to the programming voltage reduction. Figure 7 
plots the effect of tunnel oxide thickness on the threshold 
voltage shift for different program/erase voltages with 
trapping layer thickness of 2 nm. The plot shows for tunnel 
oxide thickness larger than 15nm no memory effect is 
observed since no tunneling occurs. As the tunnel oxide is 
scalled below 15nm the VI shift increases due to the onset of 
tunneling. The larger the progamming voltage the larger the 
electric field and the more tunneling occurs from the ZnO 
channel to the trapping layer. Figure 8 plots the effect of 
trapping layer thickness on the threshold voltage shift. The 
thicker the trapping layer, the more charge can be trapped 
and the threshold voltage shift is larger. 
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Figure 7: Vt shift vs. tunnel oxide thickness for different programming 
voltages 
b. Retention 
Tunnel Oxide = 3nm PIE Volt = lS/-15V Blocking Oxide = 18nm 
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Figure 8: V, shift vs. trapping layer thickness 
25 30 
A 10-year transient simulation is used to model the 
retention of ZnO nanoparticle memory. The electron density 
stored in the traping layer as a function of time, is shown in 
figure 9 for different tunnel oxide thickness with 
programming and erasing voltage = lS/-lSV and trapping 
layer thickness of 2 nm. The thicker the tunnel oxide the 
better retention since less electrons can tunnel out and less 
holes can tunnel into the trapping layer. The nanoparticles 
allow for furthur scaling of the tunnel oxide without 
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Figure 9: Electron and hole charge densities as a function of time for 
different tunnel oxide thickness 
V. SUMMARY 
A nanoparticle enhanced thin film ZnO charge trapping 
memory cell is demonstrated. The nanoparticles increase the 
Vt shift for the same programming voltage. In addition, the 
nanoparticles reduce the programming voltage required. 
Finally these results show that nanoparticles can be used to 
improve current memory technologies and offer an exciting 
path for future nano-memories 
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